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1. Introduction 
The growing markets of electronic components in automotive electronics, LCD/LED drivers 
and TV sets lead to an extensive demand of high-voltage integrated circuits (HVICs), which 
are normally built by HV-MOSFETs. These HV-MOSFET devices generally occupy large die 
areas and operate at low speed due to large parasitic capacitance and small trans-
conductance (gm). There are two types of HV-MOSFET devices, namely, thick-gate and thin-
gate oxide devices. Thick-gate oxide devices can sustain a high gate-to-source voltage, VGS, 
but suffer from a reduced gm, poor threshold voltage VT control in production and higher 
cost due to the need of extra processing steps. Thin-gate devices have a larger gm, smaller 
parasitic capacitance, less processing steps and a lower cost. These properties make the thin-
gate HV-MOSFETs attractive, though they face severe limitation on VGS swing. There are 
two main concerns when thin-gate HV-MOSFETs are used. The first is how to achieve high 
current driving capability to drive capacitive loads in high-voltage (HV) application, 
whereas the second is how to protect the thin-gate oxide from HV stress breakdown. For 
current-driving capability, Bales (Bales, 1997) proposed a class-AB amplifier using bipolar 
technology which consumes a high quiescent current and is expensive due to a large die 
area and complicated masking. Lu & Lee (Lu & Lee, 2002) proposed a CMOS class-AB 
amplifier which can only drive around 6mA and does not meet the driver requirements of 
large and fast current responses (Hu & Jovanovic, 2008). Mentze et al. (Mentze et al., 2006) 
proposed a HV driver using pure low-voltage (LV) devices but this architecture requires an 
expensive silicon-on-insulator (SOI) process to sustain substrate breakdown in HV 
application. Tzeng & Chen (Tzeng & Chen, 2009) proposed a driver that consumes a large 
die area with all transistors inside the circuit being HV transistors. On the other hand, 
transistor reliability becomes a serious issue in HV thin-gate oxide transistor circuits. Chebli 
et al. (Chebli et al., 2007) proposed the floating gate protection technique. The voltage range 
under protection will change according to the ratio of capacitors and the HV supply, VDDH. 
This technique, however, cannot limit the voltage across the nodes of gate and source well 
when the variation of the supply voltage is large. Riccardo et al. (Riccardo et al., 2001) 
proposed a method which requires an extra Zener diode to protect the thin-gate oxide 
transistors, so a special process and higher cost are incurred. Declercq et al. (Declercq et al., 
1993) suggested a HV-MOSFET op-amp driver with a clamping circuit to protect the thin-
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gate oxide, but it consumes a significant amount of die area as all devices are HV-MOSFETs. 
To overcome these drawbacks, the main aims of the proposed driver architecture are: 
a. to minimize the number of HV devices so as to save die area in HV application. 
b. to develop a HV driver with fast transient responses. 
c. to develop reliable thin-gate protection circuitry in HV application, so as to enjoy cost 
saving from reduced processing steps and take advantages of better VT process control 
and high current gain gm comparing to the thick-gate HV-MOSFET counterparts. 
As a result, a HV high-speed regulated driver is developed using mostly LV-MOSFETs with 
the minimum number of thin-gate HV-MOSFETs. 
In this chapter, we present a high-speed CMOS driver that operates with a HV 7V-to-30V 
supply delivering an output drive up to 190A/µs at a regulated 4.8V output voltage. It is 
particularly suitable for HV applications such as LCD/LED/AC-DC drivers loaded with 
power (MOS)FETs. The circuit consists of only 5V LV devices and two thin-gate HV 
asymmetrical MOS transistors (HV-MOSFETs) fully compatible with standard CMOS 
technology. The design features a small-area cost-effective solution, measuring only 
650µm×200µm in a 0.5µm standard 5V/40V (VGS/VDS) CMOS process. The approach of the 
regulated output driver can adjust itself to the desired VGS, helping to fully utilize the effect 
of VGS on minimizing the on-resistance, RDS−ON, of the power FET. Novel thin-gate 
protection circuits, based on source-follower (SF) configurations, have been deployed to 
limit the VGS swing to within 5V for the HV-MOSFETs. A dual-loop architecture provides an 
extremely fast slew rate and transient response under a low quiescent current of 90µA in its 
static state and 860µA during switching. A dead-time circuit is included to eliminate the 
power loss incurred by shoot-through current, saving 75mW under a 30V HV supply. 
Moreover, stability analysis and compensation techniques are described in details to ensure 
stable operation of the driver in both loaded and un-loaded conditions. Lab measurements 
are in good agreement with simulations. A comparison with existing works then 
demonstrates the efficacy and superiority of the proposed design. 
In this chapter, Section 2 introduces the use of LV devices to build HV high-speed regulated 
driver, together with stability analyses for both cases when the power FET load is ON or 
OFF. Section 2 also discusses the power saving techniques in driving HV-MOSFETs. In 
Section 3, simulation and lab measurement results are shown which confirm the merits of 
the proposed design. Finally, the conclusion is drawn in Section 4. 
2. Principles of operation 
2.1 Circuit structure and basic operation 
Fig. 1(a) shows the high-level block diagram of the proposed driver. It consists of a LV error 
amplifier, a HV thin-gate protection circuit, a feedback resistor network with pole-zero 
cancellation and a fast transient regulated driver with dead-time control. A HV nMOS, 
hvn01, is connected to the node Vreg in a SF configuration. The driver requires a LV supply, 
VDDL, as well as a HV supply, VDDH. We first develop an internal regulator, which gives a 
4.8V DC voltage, Vreg, through hvn01. The drain of hvn01 is connected to VDDH, which is 30V 
in our design. The Vreg acts as a supply voltage to a chain of inverter buffers, which in turn 
drive the output load at the node Vout. The switching activities are started from Vin all the 
way to Vout. The output load here is the gate of a 1A on-chip thin-gate power (MOS)FET. The 
equivalent gate capacitance is around 270pF. The driver provides a 4.8V output and 
therefore protects the thin gate of the loading power FET by limiting its VGS right below 5V. 
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The node Vout can also be connected externally to drive external power FETs. The approach 
of the regulated output driver can always adjust itself to the desired VGS, helping to fully 
utilize the effect of VGS on the on-resistance, RDS−ON, of the power FET. In this connection, 
and with reference to (1) and (2) (Gray et al., 1990), the on-resistance and die area of the on-
chip power FET can be minimized: 
 2oxDS GS T 
C W
I    (V  - V )  
2 L
nμ ⎛ ⎞≈ ⎜ ⎟⎝ ⎠ , (1) 
 DS-ON 
ox GS T 
1
R  
W
C  (V  - V )
L
nμ
≈ ⎛ ⎞⎜ ⎟⎝ ⎠
. (2) 
Equation (1) describes the behavior of a (HV) nMOS in saturation region, while (2) 
approximates the turn-on resistance of a (HV) nMOS in the linear region. IDS is the current 
flowing from the drain to source of a MOSFET. VGS is the gate-to-source voltage. VT is the 
threshold voltage to turn on the MOSFET. Also, µn is the mobility of electrons and Cox is the 
gate-oxide capacitance per unit area, whereas W and L are the width and length of the 
transistor, respectively. 
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Fig. 1. (a) Architecture of the proposed driver; (b) Dual-loop structure in the driver 
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Fig. 2. Detail schematic of the proposed driver 
 
 
CL ≈ 0pF 
(power FET OFF)
CL ≈ 0pF 
(power FET OFF 
with Zero) 
CL = CpowerFET ≈ 
270pF 
(power FET 
OFF) 
CL = CpowerFET ≈ 
270pF 
(power FET ON 
with Zero) 
Loop gain(dB) 45 45 45 45 
Phase Margin (deg) 83.7 109 57.5 77.1 
Unity-Gain 
Frequency (UGF) 
(kHz) 
27.1 33.8 24.5 28.1 
Gain Margin (dB) 35.7 31 18.2 21.9 
Gain Margin 
Frequency (kHz) 
623.6 918.3 94.6 184.6 
Source Follower 
Unity-Gain 
Frequency (MHz) 
>100 (Gray et 
al., 1990) 
>100 >100 >100 
 
Table I. Summary of frequency responses of the driver with output = high and output = low 
2.2 Regulated driver with fast transient response 
2.2.1 Fast dual-loop operation 
As shown in Figs. 1 & 2, there are two loops in the driver, namely, the voltage-regulation 
(VR) loop and the source-follower (SF) loop to achieve fast transient responses. Firstly, for 
the VR loop, the error amplifier senses the Vreg through the resistor network and amplifies 
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the error signal between the scaled Vreg and the reference voltage Vref. The error signal is 
then shifted up to a higher voltage through the thin-gate protection circuit and regulates 
hvn01 to correct the error, thereby generating a steady and accurate Vreg. Secondly, for the 
SF loop, the SF configuration of hvn01 itself is a fast feedback loop. Referring to (1) and Fig. 
1, the feedback mechanism is obvious: When the node Vreg goes down due to load current 
change, the gate-to-source voltage of hvn01, VGS−hvn01, increases and sources a larger output 
current to charge up the node Vreg again. The main function of the VR loop is to provide a 
regulated voltage of around 4.8V in the steady state, while the fast SF loop provides an 
immediate response when there is a sudden load change. 
2.2.2 Loop gain analysis with the power FET being ON/OFF 
We first analyze the SF loop and later the VR loop. For the SF loop, it is well known for its 
fast response with its unity-gain frequency (UGF) in the 100MHz to 1GHz range (Gray et al., 
1990). Its pole effect is generally beyond the UGF of the VR loop and therefore negligible. 
For the VR loop, there are two scenarios in the stability analysis: the power FET ON and the 
power FET OFF. When it is ON, CL = CL−ON = CpowerFET ≈ 270pF, and when it is OFF, CL= 
CL−OFF ≈ 0pF. Here CpowerFET is the equivalent gate capacitance of the power FET. The AC 
simulation with and without the power FET is shown in Table I and Fig. 3. The phase 
margin of the VR loop is larger when the power FET is OFF. This can be explained by the 
following loop gain analysis: 
 
hvp012 hvn01 f
'
hvp01 hvn01 f
s s s1+ 1+ 1+
zR z z
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where zhvp01, zhvn01, phvp01 and phvn01 are the zeros and poles from hvp01 and hvn01, 
respectively. A(s) is the transfer function of the error amplifier. R′ = R1 + R2. The zeros and 
poles are defined as 
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where gm,hvp01, gm,hvn01, Cgs,hvp01, Cgs,hvn01 are the trans-conductances and gate capacitances of 
hvp01and hvn01, respectively, whereas ro,Ibias is the output impedance from the current 
source Ibias. We assume the gains of the SF configurations formed by hvp01 and hvn01 are 
unity. Also, phvn01 is the pole contributed by hvn01 where phvn01 = phvn01−ON and phvn01 = 
phvn01−OFF when the power FET is ON and OFF, respectively. Typically, the zeros are located 
at higher frequencies than poles in the SF configuration except for phvn01. As CL−ON ≈ 270pF 
>> CL−OFF ≈ 0, the pole phvn01−ON << phvn01−OFF. A double-pole effect before the UGF happens 
and may lead to instability when CL = CL−ON = CpowerFET when the power FET is ON.  
To avoid instability, we designed a feedback-resistive network which creates a medium 
frequency zero for warranting the stability. Referring to R1, R2 and C1 in Fig. 2, 
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where Vreg and Vg,n04 are the voltages at the nodes at Vreg and gate of n04, respectively. The 
frequency of the zero, zf, is lower than the pole frequency, pf, and this zero can be used to 
cancel the pole effect of phvn01−ON. 
 
(a)
(b)  
Fig. 3. (a) Simulated loop gain of the proposed driver with power FET ON; (b) Simulated 
loop gain of the proposed driver with power FET OFF 
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In order to have zf << pf, R2 should be much smaller than R1. From Fig. 3, the phase margin 
is very good even when the power FET is ON. However, if C1 is not inserted, the double-
pole effect will be significant. Results in Table I clearly show the pole-zero cancellation. 
When the power FET is OFF, the phase margins are around 109° and 83° with and without 
the zero zf , respectively. When the power FET is ON, the phase margins are around 77° and 
57° with and without the zero zf, respectively. The differences in phase margin, with and 
without the zero zf, are around 20° to 25° in both cases. With the pole-zero cancellation 
technique, the unity gain frequencies are also larger in both the power FET ON/OFF cases. 
These differences are significant in stability and transient analyses. The larger the phase 
margin, the less the ringing is. As the phase margin is larger, the settling time is faster also 
(Gray et al., 1990). The lab measurement results in Section 3 will demonstrate the steady and 
fast transient responses of the driver, thereby verifying the usefulness of the pole-zero 
cancellation technique in this type of regulated gate driver. 
2.3 Power-saving: LV devices in HV application 
HV devices differ from the normal LV ones in several ways. The size of a HV transistor is 
much larger than that of a LV transistor (Murari et al., 1995). There are several problems in 
using HV devices as inverter chains to drive power FETs, namely, 
a. Large parasitic capacitance: The larger size HV transistors result in larger parasitic 
capacitance. The dynamic power, which is the product of the capacitance (C) and the 
square of the voltage (V), CV2, is directly proportional to the parasitic capacitance. As a 
result, the total power consumption of a HV inverter is much higher than that of the LV 
one. The number of stages also trades off with the rise and fall times of the driver 
output and subsequently the delay of the driver output signal. 
b. Severe VGS limitation for thin-gate devices: Though LV devices are preferred, there is a 
gate-to-source VGS swing limitation when LV devices are used in HV application. If the 
gate-to-source voltages of the pMOS and nMOS inside the inverters are above 5V, we 
must use thick-gate devices. The gate capacitance of the thick-gate devices are large and 
therefore will slow down the rise and fall times and the propagation delay. It also 
increases the cost as an extra processing step for thick-gate is needed. 
c. Significant power loss in shoot-through current: During switching of the inverter chain, 
there is a shoot-through current flowing from the Vreg node to ground. Such dynamic 
current causes the Vreg voltage to drop (Heydari & Pedram, 2003). Since the operating 
voltage is 30V, the power of the shoot-through current still contributes much to the 
power loss. 
d. Large die area: using HV-MOSFETs will occupy huge die areas and hence increase the 
wafer cost.  
In the following, we propose solutions to solve the above problems by employing LV 
devices in HV driver application. 
2.3.1 Power saving & thin-gate protection in the regulated driver 
In the proposed design, we use all LV transistors (5V) in HV (30V) applications except two 
HV thin-gate transistors. This approach results in low dynamic power consumption and a 
small die area. We use LV devices to construct the inverter chain. The supply voltage of the 
inverters is given by the internal regulator at the Vreg node which maintains a 4.8V supply. 
This node is connected to the source of hvn01 whose drain is connected to VDDH. This 
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connection ensures that the internal regulator can give sufficient current to the inverter 
chain to drive the load. The maximum current is limited by the size of hvn01, or the internal 
supply voltage Vreg will go down if the loading current is too large. This regulated driver 
approach helps protect the thin-gate oxide of the power FET from damage by HV stresses. 
 
In Out
Out B
Vreg
 
Fig. 4. Dead-time circuit 
 
 
Fig. 5. Shoot-through current 
2.3.2 Power saving via dead-time circuit 
There are several ways to reduce the shoot-through current. In the proposed circuit, a dead-
time control circuit is added for this purpose. This dead-time circuit prevents the flow of 
shoot-through current by a break-before-make logic. Fig. 4 shows the dead-time circuit and 
Fig. 5 shows the current going from the Vreg node to ground when the driver is charging up 
the load. Driver with the dead-time circuit only peaks up to 0.77mA, which is one-fifth of 
the driver without dead-time circuit. The 0.77mA current is mainly due to the switching 
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activity of the dead-time logic. Since the dead-time circuit eliminates the shoot-through 
current of the final-stage driver, the driver possesses a higher slew rate and higher efficiency 
to drive the output capacitive load. The original driver has a 97ns rise time and 39.41V/µs 
slew rate, while the one with the dead-time circuit is 73ns and 52.06V/µs, respectively. The 
slew rate is improved by 32% owing to a larger portion of current charging up the output 
load CL instead of being shunted to ground as shoot-through current. 
2.3.3 Thin-gate protection circuit 
Using SF configuration as thin-gate protection circuitry for HV-MOSFET is one of the 
innovations in this design. Referring to Fig. 2, the gate voltage of hvn01, VG−hvn01, is limited 
by the SF configuration, where the gate voltage of hvn01, VG−hvn01 ≈ (VDDL − VDS−p04 + 
VGS−hvp01) ≈ (4.5 − 0.2 + 1.2) = 5.5V. The gate-to-source voltage of hvn01, VGS−hvn01 ≈ VG−hvn01 − 
Vreg = 5.5 − 4.5 ≈ 1V. The gate-to-source voltage of hvp01 is limited by VDS−n02 + Vt−hvp ≈ 0.2 + 
1.2 ≈ 1.4V. The gate-to-source voltages of both hvp01 and hvn01 are therefore well limited 
below 5V. In other words, we utilize the SF characteristic where the source voltage tracks 
the gate voltage and subsequently protects the thin-gate oxide. 
3. Simulations and lab. measurements 
3.1 High current drive 
Fig. 6 shows VDDH vs Vreg with VDDL fixed at 5V. Measurement result shows that Vreg 
becomes regulated when VDDH exceeds 7V. The line regulation of Vreg from VDDH at 7V to 
30V is 0.113mV/V. Fig. 7 shows the transient simulations of the driver. The corresponding 
lab measurements are shown in Figs. 8-11, and the die photo is shown in Fig. 12. Obviously, 
the measurement agrees with the simulation results. When the power FET turns ON, the 
transient output current rises from 0 to 100mA in 525ps, i.e., about 190A/µs. When the 
power FET turns OFF, the output sinking current is about 120mA. With the large current 
driving capability, the output can charge a 270pF load within 100ns. That is, the driver is 
able to operate up to 10MHz even under heavy loading. 
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Fig. 6. Vreg vs VDDH with VDDL=5V 
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Fig. 7. Simulated transient responses with VDDH = 30V: (a) overall waveforms (b) transient 
current Iout and Vreg when charging up output capacitor (gate capacitor of power FET) 
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Fig. 8. VDDH=30V; CL=270pF; Red: Vout; Green: Vreg. Transient responses of Vreg when Vout is 
driving output capacitor (gate capacitor of power FET) (Zoomed in) 
 
 
 
Fig. 9. VDDH=30V; CL=270pF; Red: Vout; Green: Vreg. Transient responses of Vreg when Vout is 
driving output capacitor (gate capacitor of power FET) (Zoomed out) 
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Fig. 10. Rise Time VDDH=30V; CL=270pF; Red: Vout; Green: Vreg 
 
 
 
Fig. 11. Fall Time: VDDH=30V; CL=270pF; Red: Vout; Green: Vreg 
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Fig. 12. Die photo of the proposed driver 
3.2 Table of comparison 
The left part of Table II shows the performance comparison between the proposed driver 
and other HV circuits with thin-gate protection. Our work features small die area (650µm × 
200µm), high slew rate (52V/µs), fast transient current (190A/µs), fast rise (73.8ns) and fall 
time (17.5ns). The right part of Table II shows the comparison of our work and other drivers, 
including high-speed LV ones. Our work still features the smallest die area, highest slew 
rate, and fastest rise and fall times among all CMOS implementations. The bipolar 
implementation only shows fast rise and fall times under unloaded measurement, and its 
bipolar nature makes it unattractive for implementation due to high cost. 
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  This Work
Floating Gate 
Protection 
Technique 
(Chebli et al., 
2007) 
Low to 
High 
Voltage 
Digital 
Interface 
(Declercq et 
al., 1993) 
High-
Voltage 
CMOS 
OpAmp 
(Declercq et 
al., 1993) 
Class AB 
Output 
Stage Op-
Amp 
(Bales, 
1997) 
Class AB 
buffer amp 
with Slew 
Rate 
Enhancement 
(Lu & Lee, 
2002) 
Regulated 
Gate 
Driver 
(Tzeng & 
Chen, 
2009) 
Process  0.5µm 0.8µm 2.0µm 2.0µm Bipolar 0.6µm 0.5µm 
Die Area  0.13mm2 0.9mm2 N/A N/A 0.8 mm2 N/A 0.72mm2 
Dead-time 
circuit   
√ × × × × × × 
Load  270pF 100pF 30pF 1000pF N/A 680pF 2400pF 
Slew Rate  52V/µs N/A — 15V/µs N/A 2.41V/µs N/A 
Rise time  73.8ns 474ns 80ns — 7ns 1.6µs ≈ 670ns 
Fall time  17.5ns 445ns 80ns — 7ns 1µs N/A 
 
Maximum 
output 
current  
100mA 
@charge 
 
120mA 
@discharge
N/A N/A 
20mA 
@charge 
100mA 
@charge 
N/A N/A 
HV supply, 
VDDH 
 30V 60V 75V 75V N/A N/A 30V 
 LV supply, 
VDDL 
 
5V 5V 5V N/A 5V N/A N/A 
Thin-gate 
oxide 
Protected ? 
 Yes Yes Yes Yes N/A N/A N/A 
Power  4mW 0.55mW N/A N/A >7.5mW 1mW 546mW 
 
Table II. Performance comparison between this work and similar works 
4. Conclusion 
A 7V-to-30V high-speed CMOS regulated driver for on-chip thin-gate power MOSFET has 
been developed. A small die area is achieved by minimizing the number of HV devices. The 
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HV devices are all thin-gate type and the corresponding VGS and driver output voltages are 
constrained below 5V by the SF circuit technique. The driver is capable of delivering a fast 
transient current response of up to 190A/µs when charging up the output capacitor. The 
maximum charging and discharging currents are 100mA and 120mA, respectively, while 
keeping the quiescent current to below 90µA at static state for 7V to 30V application. A 
dead-time circuit is incorporated to reduce 75mW power loss due to shoot-through current. 
In short, we have developed a thin-gate-protected fast driver using standard HV CMOS 
process for HV applications with a small die area. This topology is applicable at 30V supply 
voltage or higher. The stability analysis for compensating this type of regulated driver is 
also presented to provide useful insights and guidelines for driver IC design. 
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